We present an autotuning approach applied to exhaustive performance engineering of the EM-ICP algorithm for the point set registration problem with a known reference. We were able to achieve progressively higher performance levels through a variety of code transformations and an automated procedure of generating a large number of implementation variants. Furthermore, we managed to exploit code patterns that are not common when only attempting manual optimization but which yielded in our tests better performance for the chosen registration algorithm. Finally, we also show how we maintained high levels of the performance rate in a portable fashion across a wide range of hardware platforms including multicore, manycore coprocessors, and accelerators. Each of these hardware classes is much different from the others and, consequently, cannot reliably be mastered by a single developer in a short time required to deliver a close-to-optimal implementation. We assert in our concluding remarks that our methodology as well as the presented tools provide a valid automation system for software optimization tasks on modern HPC hardware.
Introduction
Many aspects of computer vision commonly uses algorithms for registration of point sets in three-dimensions (3D). But in many areas of science, these methods can be used for analyzing 3D data arriving from experimental hardware instruments. In particular, this is necessary in order to produce unambiguous descriptions of atomic-scale structures from large data sets originating in Atomic Probe Tomography (APT) [15, 19] and multimodal electron microscopy (EM) [14, 24] . In the study and design of High Entropy Alloys (HEAs), APT can generate data sets that include from 10 6 to 10 7 atoms in a single frame. Work is underway for electron microscopes to relay time-resolved frames, resulting in an explosion of data that truly puts the analysis of the output of these analytical techniques of registration squarely within the realm of "big data" analytics. The ultimate goal, when processing APT data sets, is to be able to resolve both atomic identity and atom position. The incoming instrument data is in the form of sets of atomic coordinates (x, y, z) in three-dimensional (3D) space accompanied by identification of the atom type. Such data is in many ways similar, in its basic form, to visualization tasks but the registration of the points will be followed by derivation of physics, chemistry, or material science profiles that inform the scientists of emergent properties of the analyzed samples. This serves as a motivation for fast and accurate implementations of the registration algorithms that are the subject of this paper.
In order to arrive at novel properties such as resistance to high-temperature, corrosion, fracture and fatigue [8, 26] , large amount of work has been performed to evaluate various techniques for characterizing local atomic environments [1] . To a significant extent, we follow here a similar approach and adopt tools from image reconstruction and pattern analysis in the generic field of machine vision in order to construct detailed atomic structures with highlyresolved locations from often defective data sets, especially those coming from APT experiments. Mathematically, of most importance is the minimization of the Frobenius norm: · F ; computed for a set of matrices representing the difference between a model reference configuration, m, denoting the true, average local structure, and the local configuration (data), d i , around atom i, where for an APT experiment, i ranges from 1 to k ≈ 10 7 :
where each configuration has a unique permutation, P i , and rotation, R i , matrix (both real and orthogonal) in order to make it invariant to the arbitrary orientation and numbering generated by the experimental process.
A formulation of the problem that is based on Bayesian principles is under development and it explores Markov chain Monte Carlo scheme. A more classic approach is taken here to espouse benefits of autotuning whereby automation is applied to efficient evaluation of a large variety of implementation variants. In particular, we use Expectation-Maximization (EM) Iterative Closest Point (ICP), or EM-ICP for short. EM-ICP is a stochastic method for registration of surfaces. It improves issues found in other algorithms related to minimizing non-convex cost function. Other registration algorithms are given in Section 1.
In a simplified yet generic mathematical form, registration of point sets X = {x i |x i ∈ R d } and Y = {y i |y i ∈ R d } may be expressed as:
where the point sets come from a 3D space (rather then a space of arbitrary dimension d): X = {x 1 , x 2 , . . . , x }, Y = {y 1 , y 2 , . . . , y m } with x i , y j ∈ R 3
and the function f , drawn from the eligible set of transformations T , is in our case a simple linear transform chosen to represent a combination of rotation, scaling, and translation:
these restrictions result in a transformation that is called rigid registration and is the primary focus of this manuscript. However, a more general non-rigid registration is possible and it allows the transformation to be affine. For such a case, it is possible to include anisotropic scaling and skews. Furthermore, a generalization is possible which allows as input an unknown point set. This is close to the APT data sets which by their very nature cannot account for all atoms in the sample. Note also the noise resilience whereby the original formulation is often assumed to be robust to input measurement errors in the sense that it can handle a distribution of errors imposed on input data with either outliers or some points missing or both. Again, this caters directly towards APT-generated point clouds.
A much-simplified overview of the EM-ICP algorithm is depicted in Fig. 1 . Starting with the initial guesses for the components of the transformation as an identity rotation and zero scaling matrix R (0) and zero translation matrix t (0) which consequently get updated in an iterative fashion by minimizing Mean Square Error (MSE). P. Luszczek, J. Kurzak, I. Yamazaki, D. Keffer, J. Dongarra
•
Step 1: Start with the initial guess of identity rotation and zero translation:
Step 2: Iterate until convergence:
• Step 2.1: Find closest point
• Figure 1 . Outline of the algorithmic steps of EM-ICP (MSE = mean square error)
The rest of the article is organized as follows. Section 1 is devoted to a short survey of the related work. In Section 2, we present performance profiles of the implementations of the registration algorithm under consideration. Section 3 contains detailed performance results on various hardware platforms. Section 4 discusses in more detail some the important aspects of the results. The conclusion section summarizes the study and points to potential directions for further work.
Related Work
The algorithm called Iterative Closest Point (ICP) [2, 27] has two important properties: simple implementation structure and the low levels of computational cost. This characterization on both counts has resulted over time in increased popularity and both of these aspects have contributed to proliferation of numerous variants [7, 22] including the one we consider here in more detail called EM-ICP [10] . The Expectation Maximization (EM) algorithm for Gaussian Mixture Model (GMM) may be shown [3] to be equivalent to Robust Point Matching (RPM) algorithm [9] that alternates soft-assignment of correspondences and transformation. Multiple versions of RPM have been developed [4, 5, 21] . Finally, there is Coherent Point Drift (CPD) algorithm [20] which performs the so called non-rigid registration while using a suitable regularizer.
Implementations of these methods is the primary focus of the following sections. Reference codes are available in multiple forms but most often they may be characterized as sequential [23] as part of a larger set of methods. Some of these codes may be used as the basis for our implementations but they require changes for efficiency. Additionally, we perform updates to make them adhere to the modern software stack [18] . More specifically, we needed to introduce the current version of CUDA which is better than what is available in the code with CUDA version 5 being the last supported release. Additionally, by adding utilization of the GPU hardware platforms, we expanded test results. Some implementations 6 could potentially be adapted with cosmetic adjustments to allow them to use more recent versions of CUDA such as version 6.5 but this is not a guarantee of good performance. In summary, the implementations we generate are highly customized and target the most recent versions available and supported by NVIDIA: 7.5 and 8.0 with initial work towards compatibility with even newer releases of CUDA 9.0 and 10.0. Unfortunately, these latest versions of CUDA were not widely available to the public during the initial test runs.
Analysis of Bottlenecks based on Code Profiling
Our survey of existing codes for EM-ICP revealed that the freely available implementations 7 focus on visualization tasks and image processing workflows that are often optional in case of scientific instruments. Our focus is to provide very high ingest rates of the data coming from the hardware sensors. Our goal is to automatically derive an implementation that is able to process them in time before the long-term storage system becomes overwhelmed. Based on a survey of available solutions, we concluded that their support for High Performance Computing (HPC) techniques is poor and we faced the choice of retrofitting the codes for multithreading, modern accelerator libraries, and performance profiling or write our own version from scratch. We chose the former and used this updated code as a reference point that we optimized on a variety of modern HPC platforms.
As the first step in the performance engineering, we acquired an application profile and identified the bottleneck portions of the code that may then be targeted with our autotuning methodology in order to maximize the potential speedup benefits. we observed on the other machines used in tests. Note that this represents less computationallyintensive variant of the ICP method than has been reported by approaches that used Singular Value Decomposition (SVD) at each iteration [6] . The codes for point set registration require 32-bit floating-point arithmetic for computation and hence most of the code uses single-precision float data types and the profile from the figure uses that precision and changes to this will be explicitly noted. Also, the experimental hardware such as APT generates data that can be accurately represented in 32-bit floating-point digits.
The common technique for efficient implementations is to off-load the compute-intensive parts of the code to highly tuned numerical libraries. In the case of results from Tab. 1, the calls to NVIDIA CUBLAS make optimal use of the compute units (SGEMM) and the available memory bandwidth (SGEMV and SDOT). Unfortunately, once these sections of the code achieve the state close to hardware-optimal performance, the other parts of the code become the main sources of slowdown. These two slowdown parts are named update and normalize. In terms of the operations from algorithm in Fig. 1 , they represent updates and normalization of the correspondence and error metrics throughout the iterations. Focusing on these two portions exclusively targets nearly 90% of the execution time across our tested hardware.
Once we identified the code sections that are important for performance engineering, we proceeded with defining the parameter space of available configurations that need to be explored for generating code that would execute efficiently. Table 2 shows a summary of that space for multicore hardware (GPU-specific considerations are presented below) with open source 8 and commercially developed 9 software stack. The search space for autotuning optimization is multidimensional and heterogeneous in the sense that it includes different categories of parameters, namely: binary compiler = ("gcc", "icc") runtime = ("gomp", "iomp") omp num threads = range(1, 75) speculation = (False, True) hyper threading = (False, True) kmp affinity = ("disabled", "compact", "scatter") gomp cpu affinity = ("1-75:1", "1-75:2", "1-75:3", "1-75:4") omp palces = ("none","threads","cores", "sockets") omp proc bind = ("close", "master", "spread","none") memory affinity = ("round robin", "random", "first touch") collapse = (1, 2, 3) schedule = ("default", "static", "chunk", "dynamic") schedule size = range(0, 64+1) simd length = (2, 4 , and continuous variables (for example, cache reuse ratio). Theoretically, the entire search space may be represented by a Cartesian product of these variables which would result in combinatorial explosion in the size of the search space. In practice, the search space is much less regular due to a number of software and hardware constraints. Some examples include:
• The problem to be optimized might be solved for the GNU compiler but is an issue for the Intel compiler due to unknown internal issues.
• The output results might be changing depending on the version of the compiler: often a newer version produces binaries whose results are an improvement but sometimes performance regressions may also occur.
• The interactions that are internal to the compiler, its OpenMP runtime implementation, OS version, and finally the processor firmware could further complicate the produce optimization results. We have developed Domain Specific Language (DSL) to assist the autotuning processes. It is called LANAI (LANguage for Autotuning Infrastructure) [16] . It deals primarily with the definition of search space for optimal implementation. While further details certainly go beyond the current scope, for completeness, we feel compelled to include some information how the symbolic description of the parametric space from Tab. 2 translates into a LANAI description that we present in Fig. 2 . Due to the way we presented the search space constraints in the table, the code from the figure may be considered self-explanatory. However, the full complexity of LANAI is beyond the scope of this manuscript and includes parsing of the autotuning specification (ranges, constraints, and their mutual dependence), multiple stages of optimization that reduce the autotuning time, and code generation that allows search space exploration to take place at the speed of a native code without the need to ever write such a code by hand.
Optimizations specific to NVIDIA GPUs and CUDA Software Stack
So far, we discussed the autotuning optimization space with the focus on multicore hardware that may be, in a generic form, characterized by multipurpose compute cores with a deep memory hierarchy of caches and complex main memory structures. Hardware accelerators such as computeoriented GPUs differ from multicore hardware in a number of important ways including higher number of floating-point units, higher bandwidth to/from the main memory, and higher latency GPU occupancy ‡ 30% ÷ 95% ‡ NVIDIA provides occupancy calculator for users. Good performance is not necessarily equivalent to good occupancy but there exist occupancy thresholds that are almost always well correlated with achieving sufficiently high levels of performance based on a relevant metric (bandwidth or compute intensity). Figure 3 . Definition of the autotuning space for GPUs to the main memory. The memory hierarchy of GPUs is shallower and often features smaller caches that are shared on a per-device basis. Despite these differences, the breakdown of execution time from Tab. 1 is generally applicable to both types of compute platforms. Furthermore, this similarity applies across multiple GPU devices and compiler tool chains which might feature, for example, different approaches to instruction predication and branch removal algorithms. Such details depend on availability of Special Function Units (SFUs) on the target device and the hardware's predication window length. As a practical example, consider the difference between NVIDIA's Kepler and Maxwell architectures: the former features a high end compute cards and has full support for 64-bit precision floating point arithmetic while the latter only targets gaming and rending markets with 32-fold slowdown of 64-bit instructions.
The profiling on the NVIDIA hardware is done through either the nvprof command line tool or the nvvp GUI application. They are assisted by the hardware counters for minimal overhead on the running code. They were used to gather the profile and bottleneck information from the reference code.
To maximize the bandwidth achieved by our implementation, we aim at efficient use of global and shared memory banks as well as enforcement of coalesced reads through stride-1 accesses. This is done explicitly since the GPU compilers often do not automatically handle Instruction-Level Parallelism (ILP). Also by design, CUDA shifts the burden of exposing the Thread-Level Parallelism (TLP) to the user as the threads must be explicitly created and managed by the user code inside kernel functions. These considerations result in a modified search space for the GPU-optimized autotuning that is shown in Tab. 3.
As was the case for CPUs, Tab. 3 may be translated almost directly into LANAI specification shown in Fig. 3 . There is a number of important issues worth noting. Because the grid and block dimensions are specified independently, for some combinations of dimensions the thread counts will exceed what's allowed on the GPU hardware. This may be counteracted with the LANAI's so called constraint or it may be left to the CUDA compiler and runtime: one of them will indicate insufficient resources for launching a kernel. Clearly, the former solution is preferred because it limits the overall size of the search space and consequently speeds up the autotuning process. On the other hand, GPU occupancy is much more vague criteria to meet as it needs to be calculated in a more complicated way and, additionally, it never had a very well-defined relation with achieved performance across a wide range of codes [25] . Nevertheless, it can still be used in the optimization process to either prune the search space or terminate the performance tests early when they fail to meet a predetermined occupancy requirement.
Using Limited Precision Arithmetic

Hardware Landscape for 16-bit Floating-Point
A new type of hardware extension for 16-bit floating-point precision arithmetic (FP16) has become much more main stream in the past few years. Initial experiments in deep network training with limited floating-point accuracy [11, 12] validated this for machine learning methods. Since then, a numerous hardware vendors and supercomputing sites have been involved with the trend that links computational Artificial Intelligence and HPC. Consider the announced AMD GPUs MI5, MI8, MI25 whose model number corresponds to the peak performance of the card in FP16: 5 Tflop/s, 8 Tflop/s, and 25 Tflop/s, respectively. Softbank's subsidiary ARM, announced publicly an extension to its NEON Vector Floating Point (VFP) to include FP16 in the V8.2-A architecture specification. NVIDIA GPUs that feature FP16 are widely available starting with Tegra TX1 and Pascal P100 cards. NVIDIA's Volta-based V100 and DG100 and the Xavier car platform feature further extensions of the FP16 support. TSUBAME 3 is one of the first supercomputers to prominently feature FP16 but other sites with NVIDIA Pascal hardware can fully utilize this new functionality. This is in line with our experiments in using FP16 in HPC benchmarking [17] . The ISO C++ standard is slated to add short float primitive data type that will likely be also added the C standard document following the IEEE 754-2018 specification and current support of Float16 primitive data type. NVIDIA GP100 Pascal compute in FP32 arithmetic but consume FP16 operands. This is similar to the common practice of the way the Fused-Multiply-Add (FMA) instruction is implemented with higher precision for the intermediate results.
FP16 Considerations for Point Set Registration
From the perspective of point set registration, FP16 has a potential benefit of increased bandwidth and vastly improved compute intensity. The former affords a 2-fold increase on the NVIDIA Pascal cards. The primary consideration is the limited range of the FP16 values as shown in Tab. 4. At the basic algorithmic level, the use of limited precision in most calculations may serve as a opportunistic regularization scheme which, among other things, could prevent overfitting the model to noisy input data as is the case in some scenarios.
Performance Results
Description of the Tested Hardware Platforms
Our autotuning experiments were performed on a number of hardware platforms including multicore, manycore, and GPU accelerators. A quick summary of these machines is given in Tab. 5. Out of the computers shown in the table, Intel Phi KNL could potentially be the newest and might be the least familiar to the reader. As an alternative to the superscalar x86, it represents a new architecture 10 from Intel that is solely based on low-power Atom Silvermont cores with the maximum of 72 cores in a chip connected with a mesh interconnect and divided logically into 4 so called quadrants with NUMA-like characteristics as far as data affinity is concerned. However, further details on cache and memory hierarchy with on-chip specification is out of scope of this article. Initially planned for two major hardware versions as either self-boot (self-hosted) or leveraged-boot (accelerator) units. Currently, only self-boot units are commercially available. The relevant details on the Intel Xeon Knights Landing (KNL) machine are given in Tab. 6 as they are available from public sources.
Application-Specific Performance Metric for Cross-Platform
Comparisons: Derivation of the Performance Rate
We would like first prepare to for a more exhaustive comparison across both multiple hardware platforms and a wide range of input data sizes. We recognize the importance of using absolute timing for measuring performance. Here it would quickly become problematic if used in isolation. Time-to-solution is, by many accounts, a widely used metric relevant to the end user but we would also like to be able to attempt comparisons in a much more applicable fashion when there are many parameters that are not constant across the tested hardware and the input data sets. At the same time, we want our new metric to be close or even equivalent to the time-to-solution measurement as long as the data size remains constant. The common performance metric commonly used in HPC codes is Gflop/s which has important advantage that it is one metric to use across all input data sets and even applications. However, among many downsides is the fact that Gflop/s rating assumes that there is uniform (preferably linear) relationship between Gflop/s and the essential application speed (commonly time-to-solution). This particular downside results in multiple negative consequences such as artificial efforts to P. Luszczek, J. Kurzak, I. Yamazaki, D. Keffer, J. Dongarra maximize the number of floating-point instructions that often come free as long as they are executed on data residing in Level 1 cache. Unfortunately, such operations contribute very little to the applications' ultimate goal that need faster execution for large memory footprints that do not fit in any cache level all at once. Instead, we derive an application-relevant metric based on the asymptotic performance theory [13] .
For registration problems in particular, the performance metric we choose as relevant is the number of points in the cloud registered per second. Using this provides with a rate and we can quickly compare either images, scenes or surfaces that contain different number of points. Simultaneously, we are still able to map the rating back to time-to-solution when we know the exact point-count. We use Giga-points-per-second (Gpts) as the unit for the execution rate that is defined as:
where n X and n Y represent the number of the input and output points, respectively. The scaling factor of 10 −9 is a standard SI prefix that allows all of the rates measured in this article to fall within the range of small numbers that are less than 50 that are familiar and human readable. The charts in the right of Fig. 4 , Fig. 5 , and Fig. 6 show this new metric applied to the timing charts shown in the left of the respective figures. As an added advantage, we are able to see subtleties of the optimal configurations. It turns out that in Fig. 5 the asymptotic performance rate is nearly 6 Gpts but the cache effects may be observe all the way until point clouds of size 5000 points when the working set fits in highest levels of the cache hierarchy and the performance rate is higher due to the much higher cache bandwidth and lower access latency of fetch image data. Finally, rather than presenting a speedup, we only show all the performance results of all tested configurations without specifying the reference and most optimal ones. This enables the reader to see the range of results that may be observed in practice. Due to the automated way of obtaining the results, we can guarantee minimal human intervention while obtaining a fast implementation.
Timing and Performance Rate Results for GNU and Intel Compilers on the x86 Machine
In the first set of results, which are coming from the Intel x86 Haswell machine, we present ability of the GNU and Intel compilers to generate optimized code and it is shown in Fig. 4 and Fig. 5 , respectively. To limit the total number of points present in the chart, we only included the most representative configurations and others are not shown. Specifically, the orig-no-omp configuration is treated as the reference measurement that may be considered sequential because the OpenMP parallelization was disabled for that run. Inclusion of this configuration in the charts allows us to show how the GCC compiler struggles to parallelize the registration loop nest as almost all other parallel configurations run generally at the same speed except for only one that is marked opt-omp-noif-collapse. Finally, that last configuration may be seen as clearly outperforming all the others because it enables far greater levels of parallelism and enables optimization as well better cross-thread work assignment for the GNU compiler. Regrettably, none of the optimizations tested allowed the GNU compiler to dip below 1 second running time for the largest point cloud size (40000 points). The Intel compiler had no such problem and ran under one second for quite a few optimization configurations. Regarding the weak results from the GNU compiler, we did not conduct any further experiments to understand whether this may be related to either the generated instruction mix or more efficient OpenMP runtime. We leave this and other questions of such sort for future work based on similar hardware and software stacks. Also, we will no longer present GNU compiler results due to low observed performance. A detailed analysis of the instruction stream generated by GNU and Intel compilers is beyond the scope of this manuscript and we only attempted to use for both compilers similar flags including highest possible optimization level and relaxed floating point model to make aggressive code generation possible.
Timing and Performance Rate
Results on Many-core KNL System and GPU Device Cards Figure 6 presents the timing and performance rate results on the Intel Xeon Phi KNL machine. Two clear differences may be observed when comparing against x86 results:
• the cache effects are mostly not present for the point clouds with small data sizes as compared to all other x86 runs (originating either from GNU or Intel), also All runs combined Figure 7 . Point set registration performance rate results on the NVIDIA Pascal P100 card with the NVIDIA nvcc compiler for all loop blocking configurations and these results are shown for reference only to give the reader an idea of how many runs were performed, how they cluster, and range across point cloud sizes
• the variability of timing measurements is not present on KNL and the graphs are much more smooth especially for the data sizes when the working set exceeds the cache size and the data has to be streamed from the main memory. This may be attributed to the short speculative execution window in the KNL's execution unit design. First, Fig. 7 shows all data points collected from running on the P100 card in FP32. Clearly presented in that manner, it is hard to discern specific properties that contributed to the achieved performance levels. We do so in the analysis that follows by taking into account the various hardware features that are specific to GPUs and how they affect the performance of various point set registration implementations.
In Fig. 8 , we show our first attempt at more guided measurement of performance on the NVIDIA Kepler K40c GPU which has a feature of not using coalesced reads from the main memory. This clearly goes against the common optimization guidance that is taught to GPU novice users. To show the effect of the problem and how it helps to fix it, Fig. 9 shows the configuration when the coalescent reads were used. The performance increase is nearly 2-fold which confirms the importance of this optimization for the registration code and for our tested implementations. An arguably more counter-intuitive result occurs when we forgo the use of the shared memory which is a user-controlled scratchpad cache. This special buffer is often used for complex memory patterns which on occasion lead to very high performance improvements. To a limited extent, this may be observed for the tested registration algorithm and we evaluated it for our implementations to find out if it happened to be the case for our tests. Best and Worst Performance Results Figure 11 . Point set registration performance rate results on the NVIDIA Pascal P100 card with the NVIDIA nvcc compiler for the best and worst autotuning configurations using FP16 arithmetic it is possible to gain a percentage point or more in terms of performance if the shared memory is not used and the main memory is accessed directly.
Limited Precision Implementation
Finally, we close the results section with tests that measure the influence of low-precision hardware on the performance of our EM-ICP implementations. To that end, we use an NVIDIA Pascal GPU card with the P100 chip. From our perspective, that accelerator features dedicated FP16 units in each Streaming Multiprocessor (SM). These units perform the arithmetic instructions at twice the rate of the corresponding FP32 instructions. Also, the data size needed for the FP16 instructions is twice as small and, consequently, it would be obvious to expect about a two-fold increase in performance for both compute-bound and bandwidth-bound codes. Both of these are present in the registration methods tested here. To give the reader an idea as to what number of autotuning tests we conducted in an automated manner, and the number of the generated code variants from the eligible parameter configurations, we used Fig. 7 with all measurements. But to more clearly indicate the possible range of performance metrics, Fig. 11 shows the best and the worst performance rate when FP16 arithmetic is used. At first, it may seem somewhat underwhelming especially when compared with all the prior results presented so far in previous sections. To identify in detail how FP16 and FP32 arithmetic results compare against each other, we focus in Fig. 12 on just the most relevant data. The figure attempts to indicate how the FP16 arithmetic performs when compared with FP32 and whether it is faster in absolute terms. Unfortunately, the improvement is not as high as the 2-fold higher performance rate suggested by the raw hardware specification (2-fold faster execution and twice as much bandwidth) are not realized in practice in our experiments. We will examine this particular result next in greater detail by looking at low-level artifacts including as assembly-level code and the instruction mix that we believe contributes to the observed effect.
// FP16-FP32 conversions contribute additional // overheads and hit against hardware limit cvt.f32.f16 f, r // convert from FP16 sqrt.approx.f32 f, f // compute in FP32 cvt.rn.f16.f32 r, f // convert to FP16 Figure 14 . A Glance at PTX (NVIDIA's Pseudo-Assembly)
4. Discussion on GNU and FP16 Results Figure 4 singled out the GNU gcc compiler's issues with generating optimized instruction mix for the registration code. Despite our efforts to enable optimized parallelization levels we saw the lack of efficiency in the use of multi-threading as it exhibited low core utilization rates which resulted in inferior execution speed. This potentially may be remedied by merging deep loop nests into a combined index set. That set is then divided (in some fashion) among the available OpenMP threads. This is done manually by inserting specifically crafted pragma directives. OpenMP standard specifies collapse clause to have this loop-nest merging performed by the GNU compiler. Such an optimization may be applied as shown in Fig. 13 . Our autotuning framework easily allows the user to introduce the clause conditionally in the generated code variants and then tests the resulting binaries with a number of loop-collapsing parameters. In the end, this allows the autotuning process to find out the optimal setting for the tested hardware platform and the software stack combination.
Also somewhat surprising result was uncovered during the autotuning process and may be observed in Fig. 12 . What is shown is comparatively small difference between the performance obtained from the implementation variants that use either FP16 and FP32 floating-point arithmetic. As our analysis indicates, this may be fully attributed to the overhead of conversion instructions. We confirmed this information by analyzing the PTX assembly-level code produced by the NVIDIA nvcc compiler and PTX code generator. The PTX code in question is shown in Fig. 14 in a simplified style to focus on relevant code and with majority the extra details removed. Mixing FP16 and FP32 data on the same GPU engages the hardware conversion units on the NVIDIA Pascal chips and those are limited in number. Much fewer of these units are available when compared, for example, with floating point units in either FP16 and FP32 floating-point precisions. These conversions slow down the overall execution within a single GPU thread warp and contributes to the overall slowdown of the code. Clearly, any performance gains are squandered and we loose what might have been obtained from using FP16 precision if only enough hardware units were available. We observed this phenomenon while we performed autotuning procedure and otherwise it might have not been exposed if it was obstructed by other bottlenecks. It might have also been missed in an non-optimized or manually optimized code. This kind of effects occur mostly in automatically generated code and are otherwise hidden due to a limited exposure of the compiler to the large variety implementation variants that are possible through autotuning.
Concluding Remarks and Future Work
In this article, we presented an application of the autotuning approach to the EM-ICP algorithm. EM-ICP is a stochastic method used for the point set registration problem and we used it for 3D point clouds. In our tests, we applied a variety of automated transformations which resulted in an improved performance. We also used an automated process of generating a set of implementation variants. First, this allowed us to largely exceed the performance achieved by the reference code that was only optimized manually. Second, we searched the large parameter space of potential performance-oriented implementations to arrive at stable and portable performance levels. Those made the resulting EM-ICP codes available not on one but across a large range of hardware platforms and software stacks. In particular, our methodology and autotuning framework generated implementations for multicore, many-core, and accelerator-equipped machines.
We plan on extending this work to a wider range of algorithm that are available for the variants of the registration problem. Creating efficient codes for these methods is a natural future direction for us. We also intend to pursue more experimental approaches. However, due to a large number of algorithms and algorithmic variants for the point set registration problem, we intend to guide our selection of the promising method by the need of the relevant scientific fields. There are many such fields in need of point set registration implementations for analysis of large data sets such as APT experiments. These computational science fields benefit the most from our efforts in the performance engineering domain that we presented above. This is because we manage to achieve high execution rates which clearly contribute to ability to process large volumes of data coming from the experimental instrumentation tools such as Atomic Probe Tomography microscopes in material science and HEA material design.
